Formal verification : an essential toolkit for modern VLSI design /

Saved in:

Bibliographic Details
Main Authors:	Seligman, Erik (Author), Schubert, E. Thomas, 1959- (Author), Kumar, M. V. Achutha Kiran (Author)
Format:	Electronic eBook
Language:	English
Published:	Waltham, MA : Elsevier Science, [2015]
Subjects:	Electronic circuits > Testing. Integrated circuits > Very large scale integration > Design and construction. Verilog (Computer hardware description language)
Online Access:	CONNECT

CONNECT

Similar Items